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Abstract — A physical description for low-field behavior of a 
Schottky source-gated transistor (SGT) is outlined where 
carriers crossing the source barrier by thermionic emission are 
restricted by JFET action in the pinch-off region at the drain 
end of the source. This mode of operation leads to transistor 
characteristics with low saturation voltage and high output 
impedance without the need for field relief at the edge of the 
Schottky source barrier and explains many characteristics of the 
SGT observed experimentally. Two-dimensional device 
simulations with and without barrier lowering due to the 
Schottky effect show that transistors can be designed so that the 
current is independent of source length and thickness variations 
in the semiconductor. This feature, together with the fact that 
the current in an SGT is independent of source-drain 
separation, hypothesizes the fabrication of uniform current 
sources and other large-area analog circuit blocks with 
repeatable performance even in imprecise technologies such as 
high-speed printing. 
Key words — Schottky barrier, field effect transistor, thin-film 
transistors, source-gated transistor, organic semiconductors, 
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I. INTRODUCTION 
Source-gated transistors (SGTs) provide an alternative to 
the standard thin-film field effect transistor (FET) and 
because of their unique electrical characteristics they are 
attractive for several important applications. In general, the 
SGT has a higher output impedance and a lower saturation 
voltage than a geometrically identical thin-film FET (TFT) 
[1-3]. It therefore should perform well in analog circuits 
where high amplification and low power consumption is a 
prerequisite. A fundamental aspect of the SGT is that the 
current is controlled by the source barrier rather than the 
conductance of the channel between source and drain 
contacts (d, Figure 1). This is more likely to occur when 
source-drain gaps are small since the channel conductance 
increases as 1/d. Since the current is controlled by the source 
barrier, electrical characteristics remain largely unchanged 
even when the separation between source and drain is not 
very uniform. The SGT should be more stable in poor quality 
or disordered semiconductors because the concentration of 
excess carriers responsible for instability is lower along the 
parasitic channel of length d compared to a FET [4].  
To engineer a source-gated transistor, three conditions 
need to be met. Firstly, the source comprises a potential 
barrier; secondly, the gate extends under the source on the 
opposite side of the semiconductor (Figure 1); and thirdly, the 
source barrier must be able to deplete the semiconductor fully 
when operated in reverse bias. The first condition occurs in 
many technologies while the second condition is often 
satisfied in staggered-electrode structures. The third condition 
is met in most thin-film FETs (TFTs) since the semiconductor 
is thin. 
SGTs have been made in polysilicon [3], amorphous 
silicon [5] and zinc oxide [6]. SGT behavior has also been 
shown in studies of contact effects on organic semiconductors 
[7, 8], and in-depth SGT studies have been recently 
conducted in conjugated polymer devices [9]. The SGT is an 
extreme example of a contact effect where the influence of 
the gate bias on the contact does not just modify FET 
behavior but completely changes the transistor characteristics. 
A common feature in Schottky Barrier FETs is a peak in 
the transconductance gm with gate voltage [10]. This is 
attributed to a change in the contact injection mechanism 
from thermionic emission to thermionic-field emission at 
higher electric fields. Similar peaks in gm have been found in 
SGT structures [11] when current changes from being 
dominated by thermionic emission at low fields to transport 
across a lowered barrier at high fields. 
 
Figure 1.  Schematic cross-section of a n-channel SGT in saturation. The 
voltage on the drain reverse-biases the source Schottky barrier. The current I2 
from the low-field region of the source is restricted by the JFET action at the 
edge of the source nearest the drain contact. 
 
Therefore, the SGT has two distinct modes of operation 
[12]: the high electric field mode in which the current is 
dominated by the emission of carriers over the source barrier 
in the high-field pinch-off region under the source (I1 in 
Figure 1) and the low-field mode in which the current is 
determined by transport through the pinched-off region at the 
drain end of the source (I2 in Figure 1). This latter current 
arises from the source area farthest from the drain where the 
source is screened from the drain field by the high impedance 
of the pinch-off region. 
In the past, physical models of the SGT have mainly been 
concerned with the high-field mode of operation [1, 2] in 
which the current increases strongly with gate voltage. 
However, some experimental results [6] and simulations [7, 
8, 13] of the SGT show the current increasing approximately 
linearly with gate voltage and a near constant gm. This is a 
characteristic of low-field operation. 
This paper is concerned with the low-field behavior of the 
SGT and with how transistor characteristics depend on 
geometrical parameters. It aims to provide a physical 
description for low-field operation and to identify potential 
applications of the SGT working in this mode. 
 
II. HIGH- AND LOW-FIELD BEHAVIOUR OF THE SGT 
The high-field operation of the SGT is well documented. 
The current is determined by emission of carriers over the 
source barrier in the pinch-off region at the edge of the source 
nearest the drain contact. Assuming that the barrier lowering 
is proportional to electric field, this gives an exponentially 
increasing current with gate voltage (Figure 2a) [2].  
Since the high-field region under the source covers a short 
area opposite the drain, we expect current in this regime to be 
independent of the length of the source, S [14]. However, the 
current will be sensitive to changes in source barrier height, 
ϕB. More importantly, the current will be sensitive to drain 
voltage and its respective electric field, which will act to 
lower the effective height of the barrier leading to the 
deterioration of the output impedance in saturation unless a 
field relief structure is incorporated [8, 15] 
In low-field mode, however, the situation is very different. 
In this case, provided that the current under the pinch-off 
region (I2 in Figure 1) is easily supplied by the saturation 
current of the reverse-biased source barrier, the change of 
current with gate voltage will depend on the characteristics of 
the pinch-off region. For this mode of operation, the pinch-off 
region behaves rather like a JFET where all the charge is 
located at the semiconductor-insulator interface [16]. This 
feature leads to a more uniform change of current with gate 
voltage and a near constant transconductance (gm). An 
example of this behavior is shown in Figure 2b. Clearly since 
the current is controlled by the ‘JFET’ action of the pinch-off 
region, low-field behavior is more likely to occur when 
barrier heights are low and sources are long. If source barriers 
are high or sources are short, then the saturation current of the 
source barrier, I0 may not be able to supply sufficient current 
for it to be controlled by the JFET action of the pinch-off 
region.  
Assuming thermionic emission over a Schottky barrier 
[16]: 
 ܫ଴ ൌ ܹܵܣܶଶ݁ݔ݌ ቀି௤థಳ௞் ቁ , (1) 
where S is the source length, W the source width, A is 
Richardson’s constant and ϕB the source barrier height. In 
cases when I0 is insufficient for it to be controlled by the 
pinch-off region, gm will actually fall as VG increases and the 
current will tend to saturate. An example of this is shown in 
an organic transistor in Figure 3a. Here the current steps 
decrease as VG increases and gm falls. For a lower barrier 
(Figure 3b), the current is controlled by the JFET at the drain 
end of the source. These SGTs made with organic 
semiconductors (bottom gate staggered structure, spin coated 
amorphous polymer semiconductor and polymeric insulator) 
have high output impedance despite lacking a field-relief 
structure at the drain edge of the source. This is because, in 
low-field operation, barrier lowering at the drain end of the 
source is less important and drain current is less sensitive to 
drain field. 
A schematic based on this behavior (Figure 4) shows how 
the transconductance varies with gate voltage. In the case 
where there is no field dependence of the source barrier 
height, the current is limited by I0.  
 
Figure 2.  Transistor characteristics of polysilicon SGTs. W = 50µm,  
S = 4µm. a) shows current strongly increasing with gate voltage; For a lower 
barrier[3] the current intervals are more uniform (b). Both devices had a field 
plate realised by overlapping the source electrode and the source window. 
 
Figure 3.  Source-gated transistors fabricated in organic materials operating 
in low-field mode having high (a) and low (b) effective source barriers. 
Neither has a field relief structure at the edge of the source nearest the drain 
contact.  
  
Figure 4.  Schematic showing how transconductance, gm changes with gate 
voltage. The barrier for SGT1 has a strong field dependence,while that of 
SGT2 has no field dependence. For SGT2 the current in the low-field region 
(A) is limited by I0 and gm falls to zero. For SGT1 the current increases 
exponentially at high fields (region (B)). 
 
Therefore at low VG the current is determined by the 
characteristic of the JFET but, as VG increases, the current 
saturates and gm tends to zero. Introducing a field-dependent 
barrier height enables the current to increase until, at high VG, 
the high-field behavior dominates and both current and gm 
increase exponentially. A plot of gm vs. VG for the polysilicon 
device shown in Figure 2a shows the bump in gm and the 
transition from low field to high field behavior as VG 
increases (Figure 5). 
III. NUMERICAL SIMULATION 
A. Device simulations 
Two-dimensional numerical simulations were carried out 
on structures similar to that shown in Figure 1 (amorphous 
silicon, Schottky contact model) using the commercial 
package Silvaco Atlas. The structure considered was derived 
from the ones described in [12, 13]: semiconductor thickness 
ts = 20, 25, 30, 100nm, insulator (Si3N4) thickness ti = 300nm, 
insulator dielectric constant εi = 7.5, source-drain gap d = 
5µm, source contact length S ranging from 1 to 105 µm, drain 
contact length 5 µm, source contact and device width W = 1 
µm source barrier ϕB0 = 0.5, gate work function 4.5eV and 
default material parameters for amorphous silicon (intrinsic). 
No field relief was introduced at the drain end of the source. 
Simulations were performed for temperature T = 300K with 
the gate electrode completely overlapping the entire structure. 
For this study, the values for the barrier lowering 
parameters in Equation 2: 
 Δ߶஻ ൌ ߙܧఊ ൅	ߚ ቀ ௤ாସగఌೞቁ
భ
మ ܧభమ , (2) 
were: α = 0, β = 0 and 1; γ = 1. 
B. Low-field simulation 
At low fields, the dominant contribution to barrier lowering 
is the image force or Schottky effect [16]. Simulations were 
made on identical SGT structures with and without barrier 
lowering in order to examine the physical description 
outlined in Section II. and to explore geometrical effects. A 
plot of I vs. E (the electric field normal to the source 
interface) is shown in Figure 6 for a barrier height of 0.5eV. 
It is observed that with no barrier lowering, the maximum 
reverse current is limited to I0 (Equation 1). 
Silicon SGTs (εS = 11.8) similar to the structure in Figure 1 
and having no source field plate were modeled with and 
without image force barrier lowering. The output 
characteristics are shown in Figure 7.  
 
Figure 5.  Plot of transconductanc vs. gate voltage for the device in Figure 
2a. gm is fairly constant between -20 and -5V before increasing exponentially 
at higher VG.  
 
 
Figure 6.  Reverse current of a Schottky diode with barrier height  
ϕB = 0.5eV. a) no barrier lowering; b) including image force. 
 
 
 
Figure 7.  Output characteristics for silicon SGTs without (a) and with (b) 
Schottky barrier lowering. ts = 100nm, ti = 300nm, εs = 11.8, εi = 7.5, S = 
105µm. 
With no barrier lowering, the current at low VG grows 
steadily but as VG increases the source is unable to supply 
sufficient current and drain current tends to saturate (Figure 
7a). When introducing barrier lowering via the Schottky 
effect, the source can provide more current and the drain 
current is determined by the limiting action of the JFET (See 
Section II). The output characteristics have low saturation 
voltage and high output impedance characteristic of SGTs 
despite the lack of source field relief. The change in 
saturation voltage VSAT1 with gate voltage is well described by 
the dielectric approximation [2] used in high-field analysis, 
i.e.:  
dVSAT1 / dVG = Ci / (Ci + CS). In this case, the calculated 
dVSAT1 / dVG is 0.018, which is close to that observed in the 
simulation (Figure 7b). 
Plots of transconductance (gm) against gate voltage for 
different source lengths are shown in Figure 8. It is seen that 
with no barrier lowering, gm becomes restricted to 
progressively lower values as S and I0 decrease. With barrier 
lowering enabled, the current continues to rise with electric 
field, therefore gm does not reduce to zero but remains fairly 
constant, a feature also observed experimentally.   
Current against source length is shown in Figure 9 for two 
different semiconductor permittivities, εS = 11.8, typical of 
silicon and εS = 4.0, representative of organic semiconductors. 
With high gate voltage and with no barrier lowering the 
current is proportional to S because it is limited by I0, but as I0 
and S increase, the drain current becomes limited by the JFET 
and is independent of S (at VG =5V for example). We note 
that drain current for εS = 4.0 is larger than when εS = 11.8, 
presumably because the shape of the depletion (pinch-off) 
region (see Figure 1) is different. However, drain current is 
the same regardless of semiconductor permittivity when the 
current is limited by I0. When barrier lowering is introduced, 
it is much easier to get saturation of drain current via JFET 
action, and a current that is independent of S. Despite this, at 
large VG there is a gradual deterioration of this independence. 
We propose that this effect occurs because the current is not 
completely determined by the JFET and there is some small 
restriction from the source barrier. 
 
 
Figure 8.  Plot of transconductanc vs. gate voltage for different source 
lengths and ϕB = 0.5eV: a) with no barrier lowering and b) with Schottky 
effect. 
 
 
Figure 9.  Drain current vs. source length. Parameters same as Figure 7, but 
εs = 11.8 (a) and (b); εs = 4.0  (c) and (d). (a) and (c) no barrier lowering; (b) 
and (d) with Schottky effect. 
Based on this information, the optimum design if one 
wants the current to be independent of S and ts is to make 
both ts and εS small.  Figure 10 shows the variation of drain 
current with S for different gate biases and for a ts = 25nm ± 
20%. It is seen that the current is almost identical for large S 
despite substantial variations in the layer thickness. 
The simulations of low-field behavior agree very well with 
the physical description discussed in Section II and the low-
voltage measurements on SGT devices. Clearly the low-field 
behavior depends on many parameters including barrier 
height and source length (Equation 1) but the general features 
and mechanisms that determine the current below I0 seem to 
be well described by the JFET action in the pinch-off region 
at the drain end of the source. 
 
IV. POTENTIAL APPLICATIONS 
The main features of the SGT, namely a high output 
impedance and low saturation voltage, make it useful for 
analog and low-power circuits. In the high-field mode of 
operation, however, the current is sensitive to drain field [2, 
8, 15], therefore some form of field relief at the drain end of 
the source is required. This is easily done in silicon 
technology [3] but in other systems, such as solution-
processed organics, introducing field relief is more 
problematic. In low-field operation, the current is less 
sensitive to drain field and a high output impedance can be 
preserved (Figures 3, 7) enabling organic source-gated 
transistors to be used for a variety of low-power application. 
Moreover, low-field SGTs can be designed to have virtually 
constant transconductance over a large range of gate voltage, 
allowing larger input swings and lower distortion when used 
in the design of transconductance amplifiers.  
The drain current in an SGT at a given gate voltage has 
been shown in the past to be independent of source-drain 
separation [2]. We have shown that, in properly designed 
low-field SGTs, drain current can be made to be independent 
of variations in source length (S) and semiconductor 
thickness (ts) as well. The only geometrical parameters 
remaining are the width of the device (W) and the insulator 
thickness ti. In practice, W can be made wide enough so 
variations (as a percentage) are small. Furthermore, the 
insulator can be thick with small relative variations across a 
large area. The SGT offers the prospect of providing uniform 
current sources in technologies where patterning is imprecise, 
such as high-speed, high-throughput printing, because 
geometrical variations and alignment errors do not matter for 
such devices.  
Long source lengths and their associated capacitance, 
together with the reduced current due to the source barrier 
will result in significantly slower devices compared to 
standard FETs but there are many applications where uniform 
current is more important, particularly if it can be obtained at 
low cost. This is of great practical importance as it would 
allow circuits to be made with consistent performance on 
large-area substrates without resorting to stringent process 
control or complex compensation circuitry. 
 
V. CONCLUSIONS 
There are two distinct modes of operation of a source-gated 
transistor (SGT). In the high field mode, the current is 
determined by the field dependence of barrier lowering at the 
drain end of the source contact, where the semiconductor 
pinches off. This current is sensitive to drain field, and in 
order to achieve good output impedance, some form of field 
relief at the edge of the contact is required [15]. 
In the low-field mode of operation, the current comes from 
the source region furthest form the drain. Provided that the 
reverse saturation current of the barrier is sufficient, in this 
mode the current is controlled by the JFET action of the 
pinched-off region at the edge of the source and high output 
impedance can be obtained without the need for field relief. 
This situation is very advantageous when simple staggered 
structures are used with semiconductors without well 
developed, elaborate technologies, such as solution-processed 
organics. 
Simulations of the SGT in low-field mode show that the 
transistor can be designed such that the current at a given gate 
voltage is independent of source length (S) above a critical 
value. This value depends on the barrier height and its ability 
to provide sufficient current for it to be restricted by the 
JFET. 
 
 
Figure 10.  Drain current (ID) vs. source length (S) for different gate biases. ti 
= 300nm, ts = 20, 25 and 30nm, , εs = 4.0, εi = 7.5. It is seen that for larger S, 
is independent of both S and ts at a given gate voltage. 
 
Simulations also show that if the thickness of the 
semiconductor layer is reduced and CS >> Ci we can have a 
situation where the current does not vary with semiconductor 
thickness. We therefore can engineer structures in which 
current is independent of all geometric variations apart from 
source width and insulator thickness. However, provided that 
the insulator is thick and the device wide compared to 
reasonable variations, these two parameters should not 
represent obstacles to uniform current. 
These results suggest that it should be possible to make 
uniform current generators and robust circuit blocks on a 
large substrate area using simple but imprecise technologies 
such as printing, a technology ideally suited for organic 
electronics. 
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